<%@LANGUAGE="VBSCRIPT" CODEPAGE="936"%> 国家集成电路设计深圳产业化基地
 
      中心资源
      技术及认证培训
      学历教育
      专题讲座及研讨会
      联系我们

首页 > 培训中心 > 技术与认证培训

Synopsys PrimeTime 1 Training Workshop

PrimeTime 1
举办时间:2005年 7月13日—7月15日(3天)
上课地点:深圳市科技园南区深港产学研基地大楼东座E207室
上课时间:9:30 AM – 5:30 PM
主讲教师: Synopsys公司资深工程师
联络人 : 王懿小姐 电话: 82070122-103 传真: 82070133 email: jojowang@synopsys.com
因名额有限, 欲报从速, 请以Synopsys 最后确认通知为准

OVERVIEW


This workshop will show you how to maximize your productivity when using PrimeTime. You will learn how to identify the opportunities to improve run time, prepare for STA on your design and master the skills required to investigate and gain familiarity with the clocks and clock controlling signals that will largely dictate your STA results.

This workshop will spend almost an entire day in training you how to use the critical report_timing command, so you can quickly identify and debug almost any timing problem. You will also learn how to set up useful procedures, variables and aliases and find help quickly. At the end of the workshop, you will know how to use a straightforward and simple methodology to create and execute error-free run scripts.
The workshop uses an SDF based flow; however the material covered is essential for users performing STA using parasitics as well.
Hands on labs follow each training module, allowing the user to apply the skills learned in lecture.


OBJECTIVES
At the end of this workshop the student should be able to:
* Interpret the essential details in a timing report for setup and hold, recovery and removal, and clock gating setup and hold
* Generate timing reports for specific paths and with specific details
* Generate summary reports of the design violations organized by clock, slack or by timing check
* Create, execute and debug a PrimeTime run script
* Identify opportunities to improve run time
* Create a saved session and subsequently restore the saved session
* Identify the primary clock sources and the clock controlling signals in an unfamiliar design
* Prepare for performing STA on a design and then use this knowledge to respond to, focus and debug your timing analysis


AUDIENCE PROFILE
Design or verification engineers who perform STA using PrimeTime.

PREREQUISITES
To benefit the most from the material presented in this workshop, students should have:
* A basic understanding of digital IC design
* Familiarity with UNIX workstations running X-windows
* Familiarity with vi, emacs, or other UNIX text editors


COURSE OUTLINE
Timing Reports
* Fundamentals of STA
* Interpret timing reports
* Generate timing reports for specific paths with specific details
Run PrimeTime
* Create a setup file
* Create and execute a run script
* Identify opportunities for improving run time
Prepare for STA
* Understand the design clocks and how they affect STA
* Understand other constraints and how they affect STA

SYNOPSYS TOOLS USED
PrimeTime 2004.12



报名回执表





 
  国家集成电路设计深圳产业化基地管理中心 深圳市高新技术产业园区中区科技中二路软件园一期四号楼六楼
电话:0755-86168939 86168684 传真:0755-86168949 Email:Center@szicc.net